Regviz

Microchip Technology /ATSAMV71J20 /USBHS /DEVEPTICR[2]

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DEVEPTICR[2]

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/USBHS/DEVEPTICR[2]#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TXINIC)TXINIC 0 (RXOUTIC)RXOUTIC 0 (RXSTPIC)RXSTPIC 0 (NAKOUTIC)NAKOUTIC 0 (NAKINIC)NAKINIC 0 (OVERFIC)OVERFIC 0 (STALLEDIC)STALLEDIC 0 (SHORTPACKETC)SHORTPACKETC

Description

Device Endpoint Clear Register (n = 0) 0

Fields

TXINIC

Transmitted IN Data Interrupt Clear
RXOUTIC

Received OUT Data Interrupt Clear
RXSTPIC

Received SETUP Interrupt Clear
NAKOUTIC

NAKed OUT Interrupt Clear
NAKINIC

NAKed IN Interrupt Clear
OVERFIC

Overflow Interrupt Clear
STALLEDIC

STALLed Interrupt Clear
SHORTPACKETC

Short Packet Interrupt Clear

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data